

# Compal Confidential

V330/V530/EX3

DIS M/B Schematics Document

Intel Kabylake RU Processor with DDR4


AMD R17M

2017-06-15

LA-F481P

REV : 0 . 2

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Cover Page	
Size	Document Number	Rev		
C	LA-D562P	0.1		
Date:	Thursday, June 15, 2017	Sheet	1	of 66



## Voltage Rails

power plane	+RTCBATT	+B +5VL +3VL	+5VALW +3VALW +1.8VALW +1VALW	+1.0V_VCCST +2.5V +1.2V	+5VS +3VS +3VGS +1.8VGS +1.0VS_VCCIO +PCIE_VGS +VGA_CORE +1.35VS_VRAM +0.6VS +VCCCORE +VCCGT +VCCSA
State					
S0	O	O	O	O	O
S3	O	O	O	O	X
S5 and S4/AC	O	O	O	X	X
S5 and S4/Battery only	O	O	X	X	X
S5 and S4/AC&Battery don't exist(Only RTC )	O	X	X	X	X

## EC SM Bus1 address

Device	Address
Smart Battery	0001 011x

## PCH SM Bus address

Device	Address
DDR_IDIMM1	1010 000x A0h
GPU	1000 001x A0h
RTS5455	1010 1100 A0h
RTD2166	1100 100 A0h
APS	1111 0100 A0h

## SMBUS Control Table

	SOURCE	GPU	BATT	NECP388	SODIMM	SOC
SMB_EC_CK1	EC KB9022	X	V	X	X	X
SMB_EC_DA1	+3VALW		+3VALW			
SMB_EC_CK2	EC KB9022	V	X	X	X	V
SMB_EC_DA2	+3VS	+3VGS				+3VALW
PCH_SMBCLK	PCH	X	X	X	V	X
PCH_SMBDATA	+3VALW				+3VS	
PCH_SML0CLK	PCH	X	X	X	X	X
PCH_SML0DATA	+3VALW					
SML1CLK	PCH	V	X	V	X	X
SML1DATA	+3VALW	+3VGS		+3VS		

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V (RAM)	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

## BOM Structure Table

Item	BOM Structure
SKL only	SKL@
For 2+2	U22@
For 2+3	U23@
For 4+2	U42@
For DIS	DIS@
For UMA	UMA@
Camera	CMOS@
EMI pop	EMI@
EMI Un-pop	@EMI@
ESD pop	ESD@
ESD Un-pop	@ESD@
RF pop	RF@
RF unpop	@RF@
For SPI 8M	8M@
For SPI 16M	16M@
Finger Print	FP@
Keyboard backlight	KBL@
AOU	AOU@
NONAOU	NONAOU@
TYPEC FULL	TYPEC@
NONTYPEC	NONTYPEC@
APS	APS@
NOAPS	NOAPS@
2nd Battery USB	BATT2@
NO 2nd Battery USB	NOBATT2@
Onboard RAM HYNIX	X76DDRH@
Onboard RAM MICRON	X76DDRM@
Onboard RAM SAMSUNG	X76DDRS@
VRAM HYNIX	X76H2G@
VRAM MICRON	X76M4G@
VRAM SAMSUNG	X76S2G@
CardReader RTS5146	X76RT@
CardReader GL835	X76GL@
TPM	TPM@
TCM	TCM@
NO TPM/TCM	NOTPM@
Connector	ME@

## USB 2.0 Port Table

Port	3 External USB Port
1	USB 3.0 Port (AOU)
2	USB 3.0 Port
3	TYPE-C USB 3.0 Port
4	TYPE-C USB 3.0 Port(FULL)
5	Camera
6	M.2 BT
7	Card Reader
8	Finger Print
9	2nd Battery
10	

## USB 3.0 Port Table

Port	USB 3.0 Port
1	USB 3.0 Port (AOU)
2	USB 3.0 Port
3	TYPE-C USB 3.0 Port
4	TYPE-C USB 3.0 Port(FULL)
5	
6	

## SATA Port Table

Port	SATA Port
0	HDD
1	
2	M.2 SATA SSD

## PCIe Port Table

Port	Lane	GPU
1	1	
2	2	
3	3	
4	4	
5		LAN
6		M.2 WLAN+BT
7		
8		
9		
10		M.2 PCIe*4 SSD
11		
12		

## CPU

2+2

2+3

## SKL-U


UC1 CPU1@ I7-6500U SA000092P60	UC1 CPU2@ I5-6300U SA000092T40	UC1 CPU3@ I5-6200U SA000092O70
UC1 CPU4@ I5-6200U SA0000A0C10	UC1 CPU10@ I5-7300U SA0000A0C20	UC1 CPU11@ I5-7300U SA0000A0L30
UC1 CPU5@ I7-6500U SA00009E620	UC1 CPU6@ I5-6200U SA00009E530	

## KEL-U

UC1 CPU7@ I3-7100U SA0000A38H0	UC1 CPU8@ I5-7200U SA0000A3720	UC1 CPU9@ I7-7500U SA0000A34F0
UC1 CPU10@ I5-7300U SA0000A0C20	UC1 CPU11@ I5-7300U SA0000A0L30	UC1 CPU12@ I441U SA0000A0I40
UC1 CPU13@ I5-7300U SA0000A0W20	UC1 CPU14@ I5-7267U SA0000A0K20	

## KBL-RU 4+2

UC1 CPU15@ KBL-R QN5D SA0000A0R10	UC1 CPU16@ KBL-R QN5C SA0000A0Q210
UC1 CPU17@ KBL-R QNEF SA0000A0W80	UC1 CPU18@ KBL-R QNBF SA0000A0WC00




Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12
Title		Notes List	
Size		Document Number	
C		LA-D562P	
Date: Thursday, June 15, 2017		Sheet 3 of 66	

G3→S0

S0→S3/DS3

S3/DS3→S0

S0→S5



M1-30 VRAM STRAP

X76@		X76@					
Vendor UV3, UV4, UV5, UV6		ID	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV22	R_pd RV27
X76H2G@ X7667538L03	HYNIX 4096Mbits 2GBytes SA000076P80 TEMP 256MX16 K4W4G1646E-BC1A TEMP	0	0	0	0	NC	4.75K
X76M2G@ X7667538L04	Micron 4096Mbits 2GBytes SA00009HF00 TEMP 256MX16 MT41J256M16LY-091G:N	TEMP1	0	0	1	8.45K	2K
X76S2G@ X7667538L05	SAMSUNG 4096Mbits 2GBytes SA00008DN00 TEMP 256MX16 H5TC4G63CFR-N0C TEMP	2	0	1	0	4.53K	2K
		4	1	0	0	4.53K	4.99K
		5	1	0	1	3.24K	5.62K
		6	1	1	0	3.4K	10K




R_pu (Ω)	R_pd (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111






Note: 0402 1% resistors are required.

Power-Up/Down Sequence

"M1" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:





- All the ASIC supplies must reach their respective nominal voltages within 20ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.
- The maximum slew rate on all rails is 50 mV/μs.
- It is recommended that the 3.3-V rail ramp up first.
- It is recommended that the 0.95-V rail reach at least 90% of its nominal value no later than 2ms from the start of VDDC ramping up.
- The power rails that are shared with other components on the system should be gated for the dGPU so that when dGPU is powered down (for example AMD PowerXpress™ idle state), all the power rails are removed from the dGPU.
- The gate circuits must meet the slew rate requirement (such as  $\leq 50\text{mV/us}$ ).
- VDDC and VDD\_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD\_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.





Security Classification			Compal Secret Data			Title		
Issued Date	2014/05/19	Deciphered Date	2015/12/31			Size	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Custom	LA-D562P	0.1
						Date:	Thursday, June 15, 2017	Sheet 6 of 66

## Interleaved Memory




Security Classification	Control Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2015/01/29	Deciphered Date	2016/01/29	SKL-U/212/DDR4		Rev 0.1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CLIENT OR THE COMPANY OR SYSTEM OR HARDWARE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Dustion	Document Number	LA-D562P
Date:				Thursday, June 11, 2017	Sheet	7 of 65
















0 = Disable TOP Swap mode. ==> Default

1 = Enable TOP Swap Mode.






Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>SKL-U(4/12)HDA,EMMC,SDIO,CSI2</b>		
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custor	LA-D562P	0.1
				Date:	Thursday, June 15, 2017	Sheet 9 of 66















**< PCH PLTRST Buf er >**

The schematic shows a buffer circuit for the PCH PLTRST signal. The input is labeled **SOC\_PLTRST#** and is connected to the input of a 74VHC08F SOP5 package (UC11). The output of the buffer is labeled **PCIRST# [21,27,31,32,36,4]**. The circuit includes a 3V3 power supply, a 100pF capacitor (C68), and a 0.040 5% resistor (RC43). The output of the buffer is connected to the PCIRST# signal line.



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>SKL-U(5/12)CLK,PM,GPIO</b>	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				Customer	LA-D562P
				Date:	Thursday, June 15, 2017
				Sheet	10 of 66



**dGPU**

[21] PCIE\_CRX\_GTX\_N1  
[21] PCIE\_CRX\_GTX\_P1  
[21] PCIE\_CTX\_C\_GRX\_N1  
[21] PCIE\_CTX\_C\_GRX\_P1

[21] PCIE\_CRX\_GTX\_N2  
[21] PCIE\_CRX\_GTX\_P2  
[21] PCIE\_CTX\_C\_GRX\_N2  
[21] PCIE\_CTX\_C\_GRX\_P2

[21] PCIE\_CRX\_GTX\_N3  
[21] PCIE\_CRX\_GTX\_P3  
[21] PCIE\_CTX\_C\_GRX\_N3  
[21] PCIE\_CTX\_C\_GRX\_P3

[21] PCIE\_CRX\_GTX\_N4  
[21] PCIE\_CRX\_GTX\_P4  
[21] PCIE\_CTX\_C\_GRX\_N4  
[21] PCIE\_CTX\_C\_GRX\_P4

**LAN**

[36] PCIE\_CRX\_DTX\_N5  
[36] PCIE\_CRX\_DTX\_P5  
[36] PCIE\_CTX\_C\_DRX\_N5  
[36] PCIE\_CTX\_C\_DRX\_P5

**M.2 WLAN**

[31] PCIE\_CRX\_DTX\_N6  
[31] PCIE\_CRX\_DTX\_P6  
[31] PCIE\_CTX\_C\_DRX\_N6  
[31] PCIE\_CTX\_C\_DRX\_P6

**HDD**

[30] SATA\_CRX\_DTX\_N0  
[30] SATA\_CRX\_DTX\_P0  
[30] SATA\_CTX\_DRX\_N0  
[30] SATA\_CTX\_DRX\_P0

**M.2 SATA/PCIE\*4**

[32] PCIE\_CRX\_DTX\_N9  
[32] PCIE\_CRX\_DTX\_P9  
[32] PCIE\_CTX\_DRX\_N9  
[32] PCIE\_CTX\_DRX\_P9

[32] PCIE\_CRX\_DTX\_N10  
[32] PCIE\_CRX\_DTX\_P10  
[32] PCIE\_CTX\_DRX\_N10  
[32] PCIE\_CTX\_DRX\_P10

[32] PCIE\_CRX\_DTX\_N11  
[32] PCIE\_CRX\_DTX\_P11  
[32] PCIE\_CTX\_DRX\_N11  
[32] PCIE\_CTX\_DRX\_P11  
[32] PCIE\_CRX\_DTX\_N12  
[32] PCIE\_CRX\_DTX\_P12  
[32] PCIE\_CTX\_DRX\_N12  
[32] PCIE\_CTX\_DRX\_P12

0222 change net name

When PCIE8/SATA1A is used as SATA Port 1 (ODD), then PCIE11/SATA1B (M.2 SSD) cannot be used as SATA Port 1.

UC1H

SKL-U

Rev\_1.0

PCIE / USB3 / SATA

SSIC / USB3

PCIE1\_RXN/USB3\_5\_RXN  
PCIE1\_RXP/USB3\_5\_RXP  
PCIE1\_TXN/USB3\_5\_TXN  
PCIE1\_TXP/USB3\_5\_TXP

PCIE2\_RXN/USB3\_6\_RXN  
PCIE2\_RXP/USB3\_6\_RXP  
PCIE2\_TXN/USB3\_6\_TXN  
PCIE2\_TXP/USB3\_6\_TXP

PCIE3\_RXN  
PCIE3\_RXP  
PCIE3\_TXN  
PCIE3\_TXP

PCIE4\_RXN  
PCIE4\_RXP  
PCIE4\_TXN  
PCIE4\_TXP

PCIE5\_RXN  
PCIE5\_RXP  
PCIE5\_TXN  
PCIE5\_TXP

PCIE6\_RXN  
PCIE6\_RXP  
PCIE6\_TXN  
PCIE6\_TXP

PCIE7\_RXN/SATA0\_RXN  
PCIE7\_RXP/SATA0\_RXP  
PCIE7\_TXN/SATA0\_TXN  
PCIE7\_TXP/SATA0\_TXP

PCIE8\_RXN/SATA1A\_RXN  
PCIE8\_RXP/SATA1A\_RXP  
PCIE8\_TXN/SATA1A\_TXN  
PCIE8\_TXP/SATA1A\_TXP

PCIE9\_RXN  
PCIE9\_RXP  
PCIE9\_TXN  
PCIE9\_TXP

PCIE10\_RXN  
PCIE10\_RXP  
PCIE10\_TXN  
PCIE10\_TXP

PCIE11\_RXN/SATA1B\_RXN  
PCIE11\_RXP/SATA1B\_RXP  
PCIE11\_TXN/SATA1B\_TXN  
PCIE11\_TXP/SATA1B\_TXP

PCIE12\_RXN/SATA2\_RXN  
PCIE12\_RXP/SATA2\_RXP  
PCIE12\_TXN/SATA2\_TXN  
PCIE12\_TXP/SATA2\_TXP

SKL-U BGAT356

8 OF 20

USB3\_1\_RXN  
USB3\_1\_RXP  
USB3\_1\_TXN  
USB3\_1\_TXP

USB3\_2\_RXN / SSIC\_RXN  
USB3\_2\_RXP / SSIC\_RXP  
USB3\_2\_TXN / SSIC\_TXN  
USB3\_2\_TXP / SSIC\_TXP


USB3\_3\_RXN  
USB3\_3\_RXP  
USB3\_3\_TXN  
USB3\_3\_TXP

USB3\_4\_RXN  
USB3\_4\_RXP  
USB3\_4\_TXN  
USB3\_4\_TXP

USB2N\_1  
USB2P\_1USB2N\_2  
USB2P\_2USB2N\_3  
USB2P\_3USB2N\_4  
USB2P\_4USB2N\_5  
USB2P\_5USB2N\_6  
USB2P\_6USB2N\_7  
USB2P\_7USB2N\_8  
USB2P\_8USB2N\_9  
USB2P\_9USB2N\_10  
USB2P\_10USB2N\_11  
USB2P\_11USB2N\_12  
USB2P\_12USB2N\_13  
USB2P\_13USB2N\_14  
USB2P\_14USB2N\_15  
USB2P\_15USB2N\_16  
USB2P\_16USB2N\_17  
USB2P\_17USB2N\_18  
USB2P\_18USB2N\_19  
USB2P\_19USB2N\_20  
USB2P\_20USB2N\_21  
USB2P\_21USB2N\_22  
USB2P\_22USB2N\_23  
USB2P\_23USB2N\_24  
USB2P\_24USB2N\_25  
USB2P\_25USB2N\_26  
USB2P\_26USB2N\_27  
USB2P\_27USB2N\_28  
USB2P\_28USB2N\_29  
USB2P\_29USB2N\_30  
USB2P\_30USB2N\_31  
USB2P\_31USB2N\_32  
USB2P\_32USB2N\_33  
USB2P\_33USB2N\_34  
USB2P\_34USB2N\_35  
USB2P\_35USB2N\_36  
USB2P\_36USB2N\_37  
USB2P\_37USB2N\_38  
USB2P\_38USB2N\_39  
USB2P\_39USB2N\_40  
USB2P\_40USB2N\_41  
USB2P\_41USB2N\_42  
USB2P\_42USB2N\_43  
USB2P\_43USB2N\_44  
USB2P\_44USB2N\_45  
USB2P\_45USB2N\_46  
USB2P\_46USB2N\_47  
USB2P\_47USB2N\_48  
USB2P\_48USB2N\_49  
USB2P\_49USB2N\_50  
USB2P\_50USB2N\_51  
USB2P\_51USB2N\_52  
USB2P\_52USB2N\_53  
USB2P\_53USB2N\_54  
USB2P\_54USB2N\_55  
USB2P\_55USB2N\_56  
USB2P\_56USB2N\_57  
USB2P\_57USB2N\_58  
USB2P\_58USB2N\_59  
USB2P\_59USB2N\_60  
USB2P\_60USB2N\_61  
USB2P\_61USB2N\_62  
USB2P\_62USB2N\_63  
USB2P\_63USB2N\_64  
USB2P\_64USB2N\_65  
USB2P\_65USB2N\_66  
USB2P\_66USB2N\_67  
USB2P\_67USB2N\_68  
USB2P\_68USB2N\_69  
USB2P\_69USB2N\_70  
USB2P\_70USB2N\_71  
USB2P\_71USB2N\_72  
USB2P\_72USB2N\_73  
USB2P\_73USB2N\_74  
USB2P\_74USB2N\_75  
USB2P\_75USB2N\_76  
USB2P\_76USB2N\_77  
USB2P\_77USB2N\_78  
USB2P\_78USB2N\_79  
USB2P\_79USB2N\_80  
USB2P\_80USB2N\_81  
USB2P\_81USB2N\_82  
USB2P\_82USB2N\_83  
USB2P\_83USB2N\_84  
USB2P\_84USB2N\_85  
USB2P\_85USB2N\_86  
USB2P\_86USB2N\_87  
USB2P\_87USB2N\_88  
USB2P\_88USB2N\_89  
USB2P\_89USB2N\_90  
USB2P\_90USB2N\_91  
USB2P\_91USB2N\_92  
USB2P\_92USB2N\_93  
USB2P\_93USB2N\_94  
USB2P\_94USB2N\_95  
USB2P\_95USB2N\_96  
USB2P\_96USB2N\_97  
USB2P\_97USB2N\_98  
USB2P\_98USB2N\_99  
USB2P\_99USB2N\_100  
USB2P\_100USB2N\_101  
USB2P\_101USB2N\_102  
USB2P\_102USB2N\_103  
USB2P\_103USB2N\_104  
USB2P\_104USB2N\_105  
USB2P\_105USB2N\_106  
USB2P\_106USB2N\_107  
USB2P\_107USB2N\_108  
USB2P\_108USB2N\_109  
USB2P\_109USB2N\_110  
USB2P\_110USB2N\_111  
USB2P\_111USB2N\_112  
USB2P\_112USB2N\_113  
USB2P\_113USB2N\_114  
USB2P\_114USB2N\_115  
USB2P\_115USB2N\_116  
USB2P\_116USB2N\_117  
USB2P\_117USB2N\_118  
USB2P\_118USB2N\_119  
USB2P\_119USB2N\_120  
USB2P\_120USB2N\_121  
USB2P\_121USB2N\_122  
USB2P\_122USB2N\_123  
USB2P\_123USB2N\_124  
USB2P\_124USB2N\_125  
USB2P\_125USB2N\_126  
USB2P\_126USB2N\_127  
USB2P\_127USB2N\_128  
USB2P\_128USB2N\_129  
USB2P\_129USB2N\_130  
USB2P\_130USB2N\_131  
USB2P\_131USB2N\_132  
USB2P\_132USB2N\_133  
USB2P\_133USB2N\_134  
USB2P\_134USB2N\_135  
USB2P\_135USB2N\_136  
USB2P\_136USB2N\_137  
USB2P\_137USB2N\_138  
USB2P\_138USB2N\_139  
USB2P\_139USB2N\_140  
USB2P\_140USB2N\_141  
USB2P\_141USB2N\_142  
USB2P\_142USB2N\_143  
USB2P\_143USB2N\_144  
USB2P\_144USB2N\_145  
USB2P\_145USB2N\_146  
USB2P\_146USB2N\_147  
USB2P\_147USB2N\_148  
USB2P\_148USB2N\_149  
USB2P\_149USB2N\_150  
USB2P\_150USB2N\_151  
USB2P\_151USB2N\_152  
USB2P\_152USB2N\_153  
USB2P\_153USB2N\_154  
USB2P\_154USB2N\_155  
USB2P\_155USB2N\_156  
USB2P\_156USB2N\_157  
USB2P\_157USB2N\_158  
USB2P\_158USB2N\_159  
USB2P\_159USB2N\_160  
USB2P\_160USB2N\_161  
USB2P\_161USB2N\_162  
USB2P\_162USB2N\_163  
USB2P\_163USB2N\_164  
USB2P\_164USB2N\_165  
USB2P\_165USB2N\_166  
USB2P\_166USB2N\_167  
USB2P\_167USB2N\_168  
USB2P\_168USB2N\_169  
USB2P\_169USB2N\_170  
USB2P\_170USB2N\_171  
USB2P\_171USB2N\_172  
USB2P\_172USB2N\_173  
USB2P\_173USB2N\_174  
USB2P\_174USB2N\_175  
USB2P\_175USB2N\_176  
USB2P\_176USB2N\_177  
USB2P\_177USB2N\_178  
USB2P\_178USB2N\_179  
USB2P\_179USB2N\_180  
USB2P\_180USB2N\_181  
USB2P\_181USB2N\_182  
USB2P\_182USB2N\_183  
USB2P\_183USB2N\_184  
USB2P\_184USB2N\_185  
USB2P\_185USB2N\_186  
USB2P\_186USB2N\_187  
USB2P\_187USB2N\_188  
USB2P\_188USB2N\_189  
USB2P\_189USB2N\_190  
USB2P\_190USB2N\_191  
USB2P\_191USB2N\_192  
USB2P\_192USB2N\_193  
USB2P\_193USB2N\_194  
USB2P\_194USB2N\_195  
USB2P\_195USB2N\_196  
USB2P\_196USB2N\_197  
USB2P\_197USB2N\_198  
USB2P\_198USB2N\_199  
USB2P\_199USB2N\_200  
USB2P\_200USB2N\_201  
USB2P\_201USB2N\_202  
USB2P\_202USB2N\_203  
USB2P\_203USB2N\_204  
USB2P\_204USB2N\_205  
USB2P\_205USB2N\_206  
USB2P\_206USB2N\_207  
USB2P\_207USB2N\_208  
USB2P\_208USB2N\_209  
USB2P\_209USB2N\_210  
USB2P\_210USB2N\_211  
USB2P\_211USB2N\_212  
USB2P\_212USB2N\_213  
USB2P\_213USB2N\_214  
USB2P\_214USB2N\_215  
USB2P\_215USB2N\_216  
USB2P\_216USB2N\_217  
USB2P\_217





## +1.0VALW TO +1.0V\_VCCST

I(Max) : 0.16 A(+1.0V\_VCCST)  
RON(Max) : 25 mohm  
V drop : 0.004 V



## +1.0VALW TO +1.0VS\_VCCIO




I(Max) : 3.04 A(+1.0VS\_VCCIO)  
RON(Max) : 6.2 mohm  
V drop : 0.019 V



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(8/12)Power	
Size	Document Number	Rev		LA-D562P	
Custom				0.1	
Date:	Thursday, June 15, 2017	Sheet	13	of	66










Security Classification		Compal Secret Data		Title	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SKL-U(10/12)Power,SVID	
Size	Document Number	Rev		0.1	
Custom	LA-D562P	Date:		Thursday, June 15, 2017	
Sheet		15		of 66	








Security Classification		Compal Secret Data		Title	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				LA-D562P	
				Date:	Thursday, June 15, 2017
				Sheet	16 of 66






Note:  
Check voltage tolerance of  
VREF\_DQ at the DIMM socket



Security Classification	Compul Secret Data		Title		<b>Compul Electronics, Inc.</b>	
Issued Date	2014/11/10	Deciphered Date	2016/11/10			
<p>THIS SET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND SECRET INFORMATION. THIS INFORMATION IS NOT TO BE TRANSMITTED FROM THE CLIENT OR TO THE COMPETITIVE DIVISION OF READ CORPORATION EXCEPT AS AUTHORIZED BY COMPUL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THEIR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.</p>				Size Columns	Document Number <b>LA-D562P</b>	Rev 0.1
Date:				Thursday, June 15, 2017	Sheet	19 of 66

[7.18] DDR\_A\_MA0..16



+1.2V





Follow M251


SGA00009S00  
330U 2V H1.9  
9mohm POLY

+2.5V




+0.6VS





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/05	Deciphered Date	2017/12/05	Title	M30/M70_PCIE/DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
Date: Thursday, June 15, 2017				Sheet	21 of 66



Resistor Divider Lookup Table  
0402 1% resistors are required

R_pu (ohm)	R_pd (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111

Capacitor Divider Lookup Table

Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11

change to support gen3 11/24

PS\_0[3:1]=001  
PS\_0[5:4]=11

PS\_1[3:1]=001  
PS\_1[5:4]=11

PS\_2[3:1]=000  
PS\_2[5:4]=11

PS\_3[3:1]=000  
PS\_3[5:4]=11

Strap Name:

- PS\_0[1] ROM\_CONFIG[0]
- PS\_0[2] ROM\_CONFIG[1]
- PS\_0[3] ROM\_CONFIG[2]
- PS\_0[4] N/A
- PS\_0[5] AUD\_PORT\_CONN\_PINSTRAP[0]

Strap Name:

- PS\_1[1] STRAP\_BIF\_GEN3\_EN\_A
- PS\_1[2] TRAP\_CLK\_PM\_EN
- PS\_1[3] N/A
- PS\_1[4] STRAP\_TX\_CFG\_DRV\_FULL\_SWING
- PS\_1[5] STRAP\_TX\_DEEMPH\_EN

Strap Name:

- PS\_2[1] N/A
- PS\_2[2] N/A
- PS\_2[3] STRAP\_BIOS\_ROM\_EN
- PS\_2[4] STRAP\_BIF\_VGA\_DIS
- PS\_2[5] N/A

Strap Name:

- PS\_3[1] BOARD\_CONFIG[0] (Memory ID)
- PS\_3[2] BOARD\_CONFIG[1] (Memory ID)
- PS\_3[3] BOARD\_CONFIG[2] (Memory ID)
- PS\_3[4] AUD\_PORT\_CONN\_PINSTRAP[1]
- PS\_3[5] AUD\_PORT\_CONN\_PINSTRAP[2]

VRAM Type  
Need reference  
X76 Schematic



MLPS Memory ID setting:

BOARD_CONFIG[2:0]	Memory Type	Configuration	Row x Col x Bank bits	Channel Size	Vendor PIN	SMT quantity
0	000	Samsung-GDDR6	64M x 32 4PCS	1GB	K4080325FB-H28	4 pcs
1	001	Samsung-GDDR6	256Mx32 2PCS, 1 Rank	1GB	H50CBH424MUR-R0C	2 pcs
2	010	Hynix-GDDR6	256Mx32 2PCS, 1 Rank	1GB	MT51J256M32HP-70-A	2 pcs
3	011					
4	100					
5	101					
6	110					
7	111					


Boot-VID Code

SVC	SVD	Voltage Selected (V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8




[illegible]






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Memory Partition A



### Layout Routing




Nat i orzInf i neon


	TCM		TPM			TCM		TPM	
Pin1	NC			VDD	Pin17	NC		NC	
Pin2	NC			GPIO	Pin18	LRESET#		LRESET#	
Pin3	NC			NC	Pin19	LAD3		LAD3	
Pin4	NC			NC	Pin20	VDD		VDD	
Pin5	NC			NC	Pin21	LAD2		LAD2	
Pin6	NC			NC	Pin22	LCLK		LCLK	
Pin7	NC			NC	Pin23	LFRAME#		LFRAME#	
Pin8	NC			NC	Pin24	LAD1		LAD1	
Pin9	VDD			VDD	Pin25	VDD		VDD	
Pin10	NC			VDD	Pin26	GND		GND	
Pin11	GND			NC	Pin27	LAD0		LAD0	
Pin12	NC			NC	Pin28	NC		SERIRQ	
Pin13	NC			NC	Pin29	NC		NC	
Pin14	NC			NC	Pin30	NC		NC	
Pin15	NC			GND	Pin31	NC		PP	
Pin16	GND			GND	Pin32	GND		GND	

Nat i onzInf i neon


## Camera










## LCD Power Circuit



## eDP PANEL Conn.




Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	eDP/CAMERA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
				Document Number LA-D562P	
				Date: Thursday, June 15, 2017	Sheet 28 of 66




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI CONN
Size		Document Number	LA-D562P	Rev 0.1
Date: Thursday, June 15, 2017		Sheet 29 of 66		






# NGFF for WLAN / BT(Key E) Support ISCT(Intel Smart Connect Technology)



M.2 mSATA Conn

Vinafix.com















JSSD Connector P/N  
SP070018L00

PEDET (PE\_DTCT)  
SATA Device  
PCIe Device

GND  
Open



PEDET (SATA\_CP0)  
L : PCIE  
H : SATA

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/03/06	Deciphered Date	2016/12/31	Title	M.2 SSD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	Merlyn LA-D211P
				Date	Thursday, June 15, 2017
				Sheet	32 of 66
				Rev	0.1









Security Classification				Compal Secret Data				Rev	
Issued Date				Deciphered Date				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
2011/06/24				2012/07/12				Rev	
201									




## USB 3.0 AOU



## USB 3.0




File				
<Title>				
Size	Document Number			Rev
Custom=Doc=				<Rev>
Date:	Thursday, June 14, 2017	Sheet	34	of 46

**Combo Jack**

wide 60MIL


Combo Jack  
(Normal Open)



**Speaker**

wide 40MIL

Speaker Connector PW






Each Platform Power Net Support List :

	+1.5VS	+1.8VS	+3VS	+5VS	+3V3ALN
AND Carriage	1.5V(S0)	1.8V(S0)	3.3V(S0)	5V(S0)	3.3V(S0-S)
AND Carriage	V	V	V	V	V
Intel Broadwell	V	V	V	V	V
Intel Braswell	V	V	V	V	V
Intel Skylake	V	V	V	V	V
Intel Bay trail-M	V	V	V	V	V

Each Platf. c'n in HDA Link Voltage Support (R n 7):



	1.3V	1.5V/1.8V
AMD Carrizo		V
AMD Carrizo-L		V
Intel Broadwell	V	V
Intel Braswell		V
Intel Skylake	V	V
Intel Bay trail-M		V



**PC Beep**







Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/09/01	Declassified Date	2015/09/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF OR USED BY ANY OTHER PERSONS WITHOUT THE EXPRESS WRITTEN AUTHORIZATION BY COMPAL ELECTRONICS, INC. NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			HD Audio Codec ALC3240	
Quantity	Sheet		Doc. No.	Rev.
Quantity	1		LA-D562P	1
Quantity	1		Sheet	1 of 1









	1.0V Source	LL1	CL16, CL17	CL9, CL10	RL11	CL15
RTL8111H	LDO	X	X	X	O	O

Please refer to the table above when using different 1.0V supply source.




## RJ-45 CONN.





Card Reader



PEQ (INT PD)	R122	R123
HEQ 14.5dB	ASM	NO_ASM
LLEQ 8.5dB	ASM	ASM
LEQ 11.5dB	NO_ASM	NO_ASM

← LOGIC

	PC10 (INT PD)		PC20 (INT PD)	
	R124	R125	R128	R129
AUX interception DIS Output 800mV & 0dB	ASM	NO_ASM	ASM	NO_ASM
AUX interception DIS Output 400mV & 0dB	ASM	ASM	ASM	ASM
AUX interception EN	NO_ASM	NO_ASM	NO_ASM	NO_ASM

← LOGIC

	PC11 (INT PD)		PC21 (INT PD)	
	R126	R127	R130	R131
Swing +20%	ASM	NO_ASM	ASM	NO_ASM
Swing -16.7%	ASM	ASM	ASM	ASM
Swing default	NO_ASM	NO_ASM	NO_ASM	NO_ASM

← LOGIC




TABLE : Automatic Switching Mode (CFG0 = H)

SW (DDI_PRIORITY2)		
L Port 1 has higher priority when both ports are plugged		
H Port 2 has higher priority when both ports are plugged		



PI1 (INT PD)	R132	R133
Auto test EN & Offset cancellation EN	ASM	NO_ASM
Auto test DIS & Offset cancellation DIS	ASM	ASM
Auto test DIS & Offset cancellation EN	NO_ASM	NO_ASM

← LOGIC


PI0 (INT PD)	R134
Auto EQ DIS	ASM
Auto EQ EN	NO_ASM

← LOGIC

Security Classification		Compel Secret Data				Title		Compel Electronics, Inc.	
Issued Date		2014/11/04		Deciphered Date		2016/12/31		DDI MULTIPLEXER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. THE INFORMATION CONTAINED HEREIN IS UNCLASSIFIED EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size		Rev	
						Custpm		0.5	
						Date:		Thursday, June 15, 2017	
						Sheet		3 of 66	




R143+R144 : Flash Mode  
R143+R444 : ROM Mode ← Default





LDO\_EN:  
0: External 1.2V input  
1: Internal 1.2V input

## ESD





## EMI



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/08/16	Deciphered Date	2015/08/16	Title	DP to VGA - RTD2168
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	LA-D061P
Date: Thursday, June 15, 2017		Sheet		39	of 66

# dead battery

## PD VIN 3.3V LDO



Close to Pin10

Support 3.3V IN version


From USB3.1

From DP MUX


TO SOC

SYMBOL PD+MUX


Dead battery function Cfig. pin. Tie to GND to disable dead battery 'Rd'. Floating to enable dead battery 'Rd'



## VBUS Discharge







Close to USB typeC(JTYPEC2)





0314\_Add  
Connect 'LOC\_PWR' net to local power for F/W to decide if C port can become provider via PR\_SMB.  
Leave floating if no local power exists in the system or in the application that 545e can only be powered on by local power.

Slave Addr	Ra 1%	Rb 1%
addr0	NC	10K
addr1	54.9K	12.1K
addr2	27.4K	15.8K
addr3	18.2K	22.1K




#### ESD for USB3 Lines and Control lines




PD\_CC1 R3192 1 @ESD@2 0.0201 5% PD\_CC1\_CONN  
 PD\_CC2 R3193 1 @ESD@2 0.0201 5% PD\_CC2\_CONN  
 AUX\_SBU1 R3194 1 @ESD@2 0.0201 5% AUX\_SBU1\_CONN  
 AUX\_SBU2 R3195 1 @ESD@2 0.0201 5% AUX\_SBU2\_CONN




Security Classification	Compal Secret Data			Title	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	Type-C RTSS5455_CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	Rev 0.1
				Date:	Thursday, June 15, 2017
				Sheet	41 of 63






Security Classification		Compal Secret Data		Title	
2014/11/04		Deciphered Date		2016/12/31	
THIS SET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS INFORMATION IS NOT TO BE REPRODUCED, COPIED, DISCLOSED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Type-C RT55441 Document Number LA-C581P Date: Thursday, June 15, 2017	
				Rev 0.5	
				Sheet 42 of 63	




Type-C Connector PN  
TMP DC231703291



0614 add  
CC1\_5441 R3196 1 @ESD@2 0.0201 5% CC1\_5441\_CONN  
CC2\_5441 R3197 1 @ESD@2 0.0201 5% CC2\_5441\_CONN




ESD for USB C2 Lines and Control lines





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/11/04	Deciphered Date	2016/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-C581P
				Rev
				0.5
Date: Thursday, June 15, 2017		Sheet 43 of 63		






### For RF team request



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface
Size	C	Document Number	LA-D562P	Rev 0.1
Date:	Thursday, June 15, 2017	Sheet	44	of 66









Security Classification	Compul Secret Data		Compul Electronics, Inc.	
Issued Date	2014/05/21	Declassified Date	2015/05/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPETENT AGENCY TO ANY OTHER AGENCY OR AUTHORIZED BY COMPUL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPUL ELECTRONICS, INC. THIS INFORMATION IS NOT TO BE RELEASED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.			Power Rail	
Date	Drawing Number		Rev	
	LA-D561P			






**PH201 under CPU botten side :**  
**CPU thermal protection at 93 +-3 degree C**  
**Recovery at 56 +-3 degree C**




Security Classification				Compal Secret Data				Compal Electronics, Inc.		
Issued Date		2017/03/09		Deciphered Date		2018/06/30		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number		Rev		PWR-BATTERY CONN/OTP		
Date: Thursday, June 15, 2017		Sheet		49		of		66		
								0.1		






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/03/09	Deciphered Date	2018/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR- TYPE-C
Size	Document	Number	Rev	0.1
C	VE			
Date:	Thursday, June 15, 2017	Sheet	50 of 66	



Module model information  
ISL9237\_V1.mdd for dual layer








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/03/09	Deciphered Date	2018/06/30	Title	PWR-CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	VE
				Date	Thursday, June 15, 2017
				Sheet	51 of 66
				Rev	0.1



$$V_{out} = V_{fb} * [1 + (R_t/R_b)] = 2 * [1 + (30K/20K)] = 5V$$

**+5VALWP**  
 $I_{max}=10.5A, I_{peak}=12.4A ; F_{sw}=300KHz$   
 $I_{ocp}=(R_{cs1}*I_{trip})/R_{dson}$   
 $R_{ds} : L/S \rightarrow typ:2.8mohm ; max: 3.5mohm$   
 $I_{trip}=9-11 uA$   
 $I_{ocp}=16.49A$   
 $Output Cap. ESR=18mohm$   
 $\Delta IL = [(V_{in}-V_o)/L] * T = 2.04A$





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/03/09	Deciphered Date	2018/06/30	Title	PWR- 3VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	VE	0.1
				Date	Thursday, June 15, 2017	Sheet 53 of 66







Vinafix.com

For Xu. Michelle review


BLANK



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2017/03/09	Deciphered Date		2018/06/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				BLANK	
				Size	Document Number
				Custom	VE
Date: Thursday, June 15, 2017				Sheet	56 of 66
				Rev	0.1


















Security Classification: Compal Secret Data

Issued Date: 2017/03/09

Deciphered Date: 2018/06/30

Title: Compal Electronics, Inc. PWR-VCCOPC

Size: Custom



Document Number: VE

Date: Thursday, June 15, 2017


Sheet: 63 of 66

Rev: 0.1

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/03/09	Deciphered Date	2018/06/30	Title	PWR- Battery Select (1/2)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number VE
				Date:	Thursday, June 15, 2017
				Sheet	64 of 66
				Rev	0.1



**BATT\_SWITCH#**  
High: M\_BATT (A)  
Low: S\_BATT (B)

**Second Battery Detector**  
High: 6.080V  
Low: 5.881V

**Main Battery Detector**  
High: 6.080V  
Low: 5.881V

Item	Reason for change	PG#	Modify List	Date	Phase
1		62	Change PR1201,PR1202,PR1203,PR1204 from 0.0002_0805_5% to SOLDER_PREFORMS_0402	0606A	SIV
2	Follow battery connector change	49	Change JBATT1 from SUYIN_125022HB008M200ZL to DRAPH_WS33081-S3201-1H	0606A	SIV
3	Adjust 1V voltage to meet ripple spec.	55	Change PR608 from 14.3K_0402_1% to 14K_0402_1%	0606A	SIV
4		64	Change PR1680.2 net from VGA_PROCHOT# to GPU_GPI05#	0606A	SIV
5		60 61	1. Change PU1101,PU1102,PU1151 from CSD97396Q4M to AOZ5048QI 2. Change PC1101,PC1112,PC1151 from 1U_0603_10V6K to 4.7U_0603_10V6K	0606A	SIV
6		52 60 54 63 60 61	1. Change PC457 from SF000006500 to SF000006R00 2. Change PC1103,PC1104 from SF000006800 to SF000007200 3. Change PL501 from SH00000PJ00 to SH00000YE00 4. Change PL1501 from SH00000UE00 to SH00000Z300 5. Change PL1101,PL1105,PL1106,PL1151 from SH00000X700 to SH00001EF00 6. Change PL1153 from SH000015M00 to SH00001ED00	0606A	SIV
7		57	Change PU801.4 rename from GPU_PROCHOT# to GPU_VRHOT#	0607B	SIV
8	HW request. Avoid +1VALW turn on twice.	55	Change PU601 PGcod pull high from +3VALW to +1.8ALWP	0609A	SIV
9		62	Reserve 220u D7 4.5mohm poscap on +VCCORE and +VCCGT power rails (PC1658,PC1659)	0612A	SIV
10		55 58 63	1. Add PC620 for +1VALW input cap 2. Add PC914 for +1.35VGSP input cap 3. Add PC1511 for +1.0VS_VCCOPCP input cap	0612A	SIV
11		64	1. Change PD1601 from 1N4148WS-7-F_SOD323-2 to RB751V-40_SOD323-2 2. Delete PQ1601,PR1602,PD1603	0614A	SIV
12	For HW sequence request.	58	1. PR902 change from 0 to 88.7K 2. PC902 change to 0.1uF and pop.	0614B	SIV
13	During EC autoload, need turn on power LED	53	Add PR461 for pull high 5VLD0_EN to +3VLP	0614B	SIV

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/03/09	Deciphered Date	2018/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size   Document Number
Customer				VE
Date: Thursday, June 15, 2017				Rev 8.1
Sheet 88 of 88				